Where the owner name is not linked, that owner no longer owns the brand
Technical Examples
A scan-path circuit is made up of cascaded flip-flops which are input/output circuits of a combinational logic circuit. In a logic circuit 21 which adopts a scan design test technique for simplifying a test of the same by serially shifting a test result through the flip-flops, selectors for directly connecting inputs of the respective flip-flops of the scan-path circuit to a scan input are provided. After causing all flip-flops to have identical values (either "0" or "1"), the values are shifted and outputted so that the location of a failure is specified. With this, the maximum period of time required by the test does not exceed the total of clocks for the shifting through all stages and one more stage. Thus, in addition to the checking of the presence of a failure, the location of a failure is, if necessary, specified in a short period of time.